Development of algorithms for improving the accuracy and performance speed of a functional analog­to­digital converter

Authors

DOI:

https://doi.org/10.15587/1729-4061.2018.132479

Keywords:

accuracy, speed, algorithm, variable base of the logarithm, functional analog-to-digital conversion, switched capacitors

Abstract

This paper presents results of the study into the functional analog-to-digital conversion with a replaceable logarithm base. In known analog-to-digital converters, an increase in speed leads to a decrease in accuracy and vice versa. In contrast to the known methods, the method developed makes it possible to improve conversion rate without increasing errors. It was implemented in circuits with switched capacitors since it is the use of the phenomenon of redistribution and accumulation of charge in capacitor cells that makes it possible to create converters with a variable logarithm base.

Another advantage of such implementation consists in reliability, low power consumption and high manufacturability. This enables integration of the converters with a variable logarithm base into various automation devices, e.g. both in blocks of evaluators of stationary information and computing systems and miniature or mobile sensors of the object state.

In the course of the study, three algorithms of replacing the logarithm base with a ratio of capacitances have been developed. The conversion step height depends on the logarithm base and varies in each conversion sub-band. Descending sweep takes place in downward steps. It is suitable for large input signals. Ascending sweep in upward steps is better for small input values. Two-sided sweep is universal.

The conducted study had allowed us to estimate errors and conversion time of the proposed device. An optimal number (10) of steps – apportionings in each sub-band and an optimal number (4) of conversion sub-bands have been chosen. An error less than 0.005 % was obtained for these values during conversion time of 100 μs (40 clock cycles).

The results obtained make it possible to manufacture analog-to-digital functional converters with increased accuracy and speed, applicable for various industrial and scientific tasks. A special feature is the possibility of user's choice of the required accuracy and speed, even before the start of conversion.

Author Biography

Lesya Mychuda, Lviv Polytechnic National University S. Bandery str., 12, Lviv, Ukraine, 79013

PhD, Associate Professor

Department of Automation and Computer-Integrated Technologies

References

  1. Szcześniak, A., Myczuda, Z. (2010). A method of charge accumulation in the logarithmic analog-to-digital converter with a successive approximation. Przegląd Elektrotechniczny (Electrical Review), 86 (10), 336–340.
  2. Bako, N., Baric, A. (2011). A low-power fully differential 9-bit C-2C cyclic ADC. 2011 20th European Conference on Circuit Theory and Design (ECCTD). doi: 10.1109/ecctd.2011.6043599
  3. Antoniw, U., Myczuda, Ł., Myczuda, Z., Szczesniak, A. (2013). Logarytmiczne przetworniki analogowo-cyfrowe z nagromadzeniem ładunku i impulsowym sprzężeniem zwrotnym. Przegląd Elektrotechniczny (Electrical Review), 89 (8), 277–281.
  4. Lee, J., Kang, J., Park, S., Seo, J., Anders, J., Guilherme, J., Flynn, M. P. (2009). A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC. IEEE Journal of Solid-State Circuits, 44 (10), 2755–2765. doi: 10.1109/jssc.2009.2028052
  5. Sirimasakul, S., Thanachayanont, A., Jeamsaksiri, W. (2009). Low-power current-mode logarithmic pipeline analog-to-digital converter for ISFET based pH sensor. 2009 9th International Symposium on Communications and Information Technology. doi: 10.1109/iscit.2009.5341061
  6. Lee, J., Rhew, H.-G., Kipke, D. R., Flynn, M. P. (2010). A 64 Channel Programmable Closed-Loop Neurostimulator With 8 Channel Neural Amplifier and Logarithmic ADC. IEEE Journal of Solid-State Circuits, 45 (9), 1935–1945. doi: 10.1109/vlsic.2008.4585958
  7. Thanachayanont, A. (2015). A 1- V 330-n W 6-Bit current-mode logarithmic cyclic ADC for ISFET based pH digital readout system. Circuits System and Signal Processing, 34 (5), 1405–1429. doi: 10.1007/s00034-014-9908-0
  8. Pagin, M., Ortmanns, M. (2017). Evaluation of logarithmic vs. linear ADCs for neural signal acquisition and reconstruction. 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). doi: 10.1109/embc.2017.8037828
  9. Pooja Shukla, A., Shah, B. Dr. V. A. (2011). Implementation of logarithmic Analog to Digital Converter. Proceeding of the Multi-Conference 2011: Second International Conference on Signals, Systems & Automation (ICSSA-11), EC Departament, GII Patel College of Engineering & Technology. Gujarat, India, January, 538–542.
  10. Qian, W., Cao, D., Cintron-Rivera, J. G., Gebben, M., Wey, D., Peng, F. Z. (2012). A Switched-Capacitor DC–DC Converter With High Voltage Gain and Reduced Component Rating and Count. IEEE Transactions on Industry Applications, 48 (4), 1397–1406. doi: 10.1109/tia.2012.2199731
  11. Mychuda, L. (2016). Pat. No. 113138 UA. Loharyfmichniy analoho-tsyfroviy peretvoryuvach [Logarithmic Analog to Digital Converter]. No. а201604094, declareted: 14.04.2016; published: 12.12.2016, Bul. No. 23, 9.
  12. Mychuda, L. (2016). Pat. No. 114064 UA. Sposib funktsional'noho analoho-tsyfrovoho peretvorennya [Method of Functional Analog to Digital Conversion]. No. а201607039, declareted: 29.06.2016; published: 10.04.2017, Bul. No. 7, 7.

Downloads

Published

2018-05-29

How to Cite

Mychuda, L. (2018). Development of algorithms for improving the accuracy and performance speed of a functional analog­to­digital converter. Eastern-European Journal of Enterprise Technologies, 3(9 (93), 58–69. https://doi.org/10.15587/1729-4061.2018.132479

Issue

Section

Information and controlling system