The development of means of definition of the optimum ratio of computational algorithm and the reconfigurable structure

Authors

DOI:

https://doi.org/10.15587/1729-4061.2016.71460

Keywords:

reconfigured computations, computation granularity, field-programmable gate arrays, communication delays

Abstract

Known tools for mapping tasks on a parallel computing structure, developed for fixed architectures or switched computing environment, are based on adaptation of a computing algorithm to caused computing structure and, thus cannot be effectively used to solve tasks of big and super big size in reconfigurable computing systems, which have certain software and hardware limitations. This describes the actuality and the value of the completed research.

We described and researched physical characteristic of the FPGA and defined main criteria that affect an efficiency of parallel computations based on the reconfigurable technology of the FPGA, particularly communication delays of the physical level of the FPGA chips. The new method to find an optimum ratio between a computing algorithm and a structure of the reconfigurable computing system of the FPGA is proposed. It allows to propose a new reconfiguration strategy, which differs from known by mutual adaptation of a computing algorithm and a computing environment.

We proposed and implemented a library of the functional core for the FPGA to solve tasks of linear algebra and matrix operations, which provides the set of functional blocks with optimum characteristics according to defined performance criteria of a reconfigurable computing space. The developed library allows to effectively vary the computation granularity in terms of reconfigurable computations.

The proposed tools and the results of the research allowed to increase the efficiency of the process of task mapping on the computing structure of dynamically reconfigurable computing systems, based on the FPGA to solve tasks of big and super big size with regular reconfigurable computing structures.

Author Biographies

Iryna Klymenko, National Technical University of Ukraine “Kyiv Polytechnic Institute” Peremohy ave., 37, Kyiv, Ukraine, 03056

PhD, associate professor

Department of Computer Engineering

Oleh Holovko, National Technical University of Ukraine “Kyiv Polytechnic Institute” Peremohy ave., 37, Kyiv, Ukraine, 03056

Department of Computer Engineering

Maksym Hilliaka, National Technical University of Ukraine “Kyiv Polytechnic Institute” Peremohy ave., 37, Kyiv, Ukraine, 03056

Department of Computer Engineering

Yaroslav Mytsyo, National Technical University of Ukraine “Kyiv Polytechnic Institute” Peremohy ave., 37, Kyiv, Ukraine, 03056

Department of Computer Engineering

References

  1. Bassiri, M. M., Shahhoseini, H. S. (2010). Mitigating Reconfiguration Overhead In On-Line Task Scheduling For Reconfigurable Computing Systems. 2010 2nd International Conference on Computer Engineering and Technology, 4, 397–402. doi: 10.1109/iccet.2010.5485509
  2. Al-Wattar, A., Areibi, S., Saffih, F. (2012). Efficient On-line Hardware/Software Task Scheduling for Dynamic Run-time Reconfigurable Systems. 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, 401–406. doi: 10.1109/ipdpsw.2012.50
  3. Liu, S., Pittman, R. N., Forin, A., Gaudiot, J.-L. (2013). Achieving energy efficiency through runtime partial reconfiguration on reconfigurable systems. ACM Transactions on Embedded Computing Systems, 12 (3), 1–21. doi: 10.1145/2442116.2442122
  4. Kulakov, Y. O., Klymenko, I. A., Rudnytskyi, M. V. (2015). Devising statistic models of milking duration on the conveyor milking machines. Eastern-European Journal of Enterprise Technologies, 4 (4 (76)), 25–29. doi: 10.15587/1729-4061.2014.28951
  5. Kulakov, Y. O., Klymenko, I. A. (2014). The multilevel memory in the reconfigurable computing system. Visnyk NTUU «KPI». Informatyka, upravlinnia ta obchislyuvalna technika, 61, 18–26.
  6. Levchenko, R. I., Sudakov, O. O., Pogorelij, S. D., Bojko, Y. V. (2008). A System of Automatic Dynamic Paralleling of Computations for Multiprocessor Computer Systems with Weak Connection (DDCI), 3, 66–72.
  7. Ahmed W., Shafique, M., Bauer, L., Henkel, J. (2011). Adaptive Resource Management for Simultaneous Multitasking in Mixed-Grained Reconfigurable Multi-core Processors. In Proc. of the 9th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Taiwan, Taipei, 365–374.
  8. Koenig, R., Bauer, L., Stripf, T., Shafique, M., Ahmed, W., Becker, J., Henkel, J. (2010). KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array Architecture. 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 819–824. doi: 10.1109/date.2010.5456939
  9. Sourdis, I., Khan, D. A., Malek, A., Tzilis, S., Smaragdos, G., Strydis, C. (2016). Resilient Chip Multiprocessors with Mixed-Grained Reconfigurability. IEEE Micro, 36 (1), 35–45. doi: 10.1109/mm.2015.7
  10. Yin, S., Yao, X., Liu, D., Liu, L., Wei, S. (2016). Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24, 1895–1908.
  11. Klymenko, I. A. (2015). The method of optimization reconfiguration for the dynamic reconfigurable computer. Visnyk NTUU «KPI». Informatyka, upravlinnia ta obchislyuvalna technika, 63, 93–100.

Downloads

Published

2016-06-23

How to Cite

Klymenko, I., Holovko, O., Hilliaka, M., & Mytsyo, Y. (2016). The development of means of definition of the optimum ratio of computational algorithm and the reconfigurable structure. Eastern-European Journal of Enterprise Technologies, 3(2(81), 4–8. https://doi.org/10.15587/1729-4061.2016.71460